关注微信 意见反馈

扫描关注摩尔人半导体招聘

摩尔人招聘
确定

您已提交成功

查看帮助中心
哎呀,这个职位已经下线啦
Cadence

Lead Design Engineer-FPGA

  • 18万-24万/年
  • 上海
  • |
  • 5年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 五险一金 补充医疗保险 补充公积金 餐饮补贴 专业培训 年终奖金 定期体检

发布时间: 2017-01-09发布

职位描述

Position Description:
-Responsible for designing and developing sub-systems and modules or components of hardware based verification products.
-In addition modifying, updating and productizing existing hardware based verification products. Perform as individual contributor on FPGA based design projects involving board design, RTL design, verification, productizing and documentation.
-Work on diverse problems related to FPGA design, simulation or verification issues.

Position Requirements:
-The position requires BSEE, or equivalent, with a minimum of 4 yrs of industry experience in designing hardware systems.
-Must have excellent communication skills, both written and verbal. Technical expertise in FPGA design for either Altera or Xilinx products is required. Experience in FPGA design methodologies including high speed design, serial protocols and FPGA timing closure is desired.
-In addition RTL design knowledge using Verilog is required along with experience in using RTL verification tools and flows. Verification using with Cadence simulation products is desired. -Experience with scripting languages like Perl, TCL C-shell is strongly recommended. Experience with PCB tools is also desired.
 

职位发布者

Cadence

7天

简历处理用时

94%

简历及时处理率

Cadence

Cadence

领域: 移动手持,消费电子,通信网络

规模: 500-1000人

主页: http://www.cadence.com.cn/

工作地址:

上海,芳甸路1155号,浦东嘉里中心

查看完整地图