关注微信 意见反馈

扫描关注摩尔人半导体招聘

摩尔人招聘
确定

您已提交成功

查看帮助中心
对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
光梓信息科技(上海)有限公司

IC版图经理 Analog/RF Layout Design Engineer

收藏职位
  • 我要分享
  • 18万-36万/年
  • 上海
  • |
  • 5年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 年终奖金,五险一金,老板nice,股票期权,技术领先,成长空间大,十八薪

发布时间: 2019-07-05发布

职位描述

Job Description:

- You will optimize the layout and high-frequency (multi-gigahertz) routing of high-precision analog circuits, such as:
   high-speed amplifiers, wireline SERDES, PLL, or other baseband circuits like LDO, temp sensor, ADC, Filters, etc. 
- Use EDA tools (Cadence, Mentor, Allegro) to layout, extract, and verify the high-performance layout.
- Work and iterate with analog/RF design engineers to optimize the layout performance.
 
 
Qualifications:

- BSEE in analog IC design with 8+ years’ experience.
- Expert level experience in Cadence EDA tools.
- Team player with good communication skills.
- Desired: Experience with the layout of SERDES transmitter/receiver, PLL, TIA, CDR, LNA etc.
- Desired: Experience in RF circuit layout, including high-frequency effects, crosstalk, and bandwidth optimization.
 
- Desired: Experience in chip top level integration and verification.
 

职位发布者

Photonic HR

7天

简历处理用时

100%

简历及时处理率

您还未登录。已有账号, 点此登录,直接投递

推荐朋友

一键投递