关注微信 意见反馈

扫描关注摩尔精英招聘

摩尔精英招聘
确定
查看帮助中心
对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
上海芯海集成电路设计有限公司

Layout Design Engineer

收藏职位
  • 我要分享
  • 18万-36万/年
  • 上海
  • |
  • 3年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 年终奖金,五险一金,老板nice,福利好,技术领先,成长空间大,技能培训

发布时间: 2018-03-27发布

职位描述

Layout Design Engineer
Location: Shanghai, Beijing
Responsibilities:
Layout Design Engineers are responsible for circuit layouts development for our industryleading IP offerings, including SerDes, memory, etc. By employing the industry leading tools, state of the art methodology, and innovative semiconductor cuttingedge technologies ranging from 14nm and beyond, the layout design engineer is responsible of the loorplanning, physical design and verifications.
Requirements:
1. BS and above in Electrical or Related Areas.
2. Good understanding of advanced semiconductor technology process and device physics.
3. Fullcustom circuit layout/verification and RC extraction experience. Experiences in one or more of the following area is preferable:
● Mixed signal/analog/high speed layout, e.g. SerDes, ADC/DAC, PLL, etc.
● High performance/capacity memory layout, e.g. SRAM, RF, RA, etc.
4. Familiar with Cadence Virtuoso environment and various industry physical verification tools (DRC,LVS,DFM, etc).
5. Experiences in advanced technology node under 32nm/28nm/16nm/14nm and FinFET is preferable.
6. Experiences with EMIR analysis, ESD, antenna and related layout solutions is preferable.
7. Good English skills, communication skills, and willingness to work with a global team.
8. Good learning competency, selfmotivated, and ability to work in diverse areas in a flexible and dynamic environment.

职位发布者

Jessy

Account Manager

7天

简历处理用时

89%

简历及时处理率

您还未登录。已有账号, 点此登录,直接投递

推荐朋友

一键投递