关注微信 意见反馈

扫描关注摩尔精英招聘

摩尔精英招聘
确定
查看帮助中心
对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
世芯电子

ASIC设计工程师

收藏职位
  • 我要分享
  • 24万-48万/年
  • 广州
  • |
  • 3年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 五险一金,年底双薪,股票期权,技能培训,成长空间大,技术领先

发布时间: 2018-09-21发布

职位描述

Synthesis
Use DC (Design Compiler), ICC (IC Compiler) for chip synthesis with SDC either from RTL code or Gate level netlist. Cadence flow is welcome also.

Static Timing analysis and Formal verification
Perform timing analysis and timing optimization
Run formal verification after each ECO and timing optimization

Place & route, Physical verification

Knowledge about physical synthesis flow and floorplan; Familiar with place & route tools like encounter, ICC, Astro; Knowledge about process, DRC and LVS. Knowledge about DFM is better. Low power design knowledge is preferred.

DFT design: RTL coding; Scan chain insertion; JTAG/Boundary scan insertion; NAND tree insertion; Memory BIST insertion; Logic BIST insertion; Test pattern generation and simulation;    ATPG test vector generation and pattern simulation; Fault grading test vector generation; Memory BIST simulation; JTAG/NAND tree simulation; Test vector format conversion and provide all test related patterns to test and product engineers

 

任职要求:

§ Education/License:

BS is basic, MS is preferred

§ Working Experience:

0-3 years working experience on chip integration or related experiences in back end design

§ Professional Knowledge:

Strong Logic design and Semiconductor device physic background

Good English in both written and spoken

职位发布者

Alchip HR

HR

7天

简历处理用时

99%

简历及时处理率

您还未登录。已有账号, 点此登录,直接投递

推荐朋友

一键投递
世芯电子(上海)有限公司

世芯电子

领域: 消费电子,通信网络,军工航天

规模: 100-200人

主页: http://www.alchip.com

工作地址:

天河区正佳广场

查看完整地图