关注微信 意见反馈

扫描关注摩尔精英招聘

摩尔精英招聘
确定
查看帮助中心
对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
上海芯海集成电路设计有限公司

FPGA Verification Engineer

收藏职位
  • 我要分享
  • 21.6万-43.2万/年
  • 上海
  • |
  • 3年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 年终奖金,五险一金,福利好,老板nice,年底双薪,股票期权,天天下午茶,年度旅游,技术领先,成长空间大,节日礼物,技能培训

发布时间: 2018-03-27发布

职位描述

FPGA Verification Engineer
Location: Shanghai
 
Job Responsibilities
As a FPGA verification engineer, the candidate will be responsible for functional verification of networking FPGA with modern verification technology, such as UVM. Responsibility includes understanding functionality of the design, developing test plans and components of verification environment, running regressions, debugging failures and report design issues, measuring functional and code coverage and improving test cases to meet coverage goals. This candidate will work closely with FPGA design and DV team.
 
Job Qualifications
•       Experienced in writing and debugging VMM/UVM-based verification environment and test cases;
•       Familiar with coverage driven, constraint random based verification methodology;
•       Familiar with function/code coverage and assertions;
•       Familiar with EDA tools, such as VCS and DVE;
•       Experience in developing automation scripts, such as Makefile/Python/Perl/Tcl/Shell is a plus;
•       Experience of Synopsys’ DesignWare VIP for Ethernet is a plus;
•       Good verbal and written communication skills, both in Mandarine and English.
•       MSEE/CS or BSEE/CS, with 2+ years of related experience.
•       No Huawei background on last one year.
 

职位发布者

Jessy

Account Manager

7天

简历处理用时

89%

简历及时处理率

您还未登录。已有账号, 点此登录,直接投递

推荐朋友

一键投递