关注微信 意见反馈

扫描关注摩尔人半导体招聘

摩尔人招聘
确定

您已提交成功

查看帮助中心
哎呀,这个职位已经下线啦
Synopsys

Synopsys HAPS Application Engineer (FPGA)

  • 30万-40万/年
  • 成都
  • |
  • 5年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 技能培训,年终奖金,五险一金

发布时间: 2018-07-24发布

职位描述

*Job Description and Requirements
The primary focus of the Application Engineer (AE) is to support the sale and adoption of Synopsys FPGA Based prototyping products, the industry’s first integrated hardware and software solution, to help Synopsys customers achieve tangible and lasting performance improvements in the cost, quality, and development time of their SoC projects. AEs are expected to support Synopsys products including FPGA synthesis, partitioning, debugging tools and all HAPS Systems- FPGA-based hardware platforms.
In addition AEs are expected to work directly with customers to present technical information, provide demonstrations, resolve technical issues, and provide product training. The AE also has responsibility to gain full understanding of customer issues and successfully drive those issues to closure, accomplishing these goals either independently or in cooperation with account managers and other AEs and/or R&D engineers, and helping to exceed area sales goals. The AE is responsible for timely resolution of customer issues and proactive contributions to the corporation in the areas of tool improvement and leveraged support. AEs are expected to manage multiple customer activities concurrently, and work with Account Managers and AE management to set their priorities.

Requirements:
Requires the ability to understand and explain relevant technical issues, and thorough knowledge of company products and hardware platforms.
Excellent customer interface, negotiation, planning and verbal and written presentation/communication skills required.
Customer sensitivity and the desire to help customers exploit new platforms and technologies are essential for success in the position.
Experience should include knowledge of industry-standard hardware description languages (Verilog/VHDL), hardware assisted ASIC verification (prototyping, emulation) expertise and experience with FPGA debug and P&R.
Ability to accommodate domestic travel as needed.
Education: BSEE or equivalent required with 7 years of experience, or MSEE or equivalent with 5 years of experience.

职位发布者

7天

简历处理用时

95%

简历及时处理率