关注微信 意见反馈

扫描关注摩尔人半导体招聘

摩尔人招聘
确定

您已提交成功

查看帮助中心
对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
AMD

ASIC Layout Design Engineer

收藏职位
  • 我要分享
  • 30万-40万/年
  • 上海
  • |
  • 3年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 五险一金,福利好,老板nice

发布时间: 2019-02-25发布

职位描述

Responsibilities:
•     Understand the ASIC design/verification flow and help design/verification engineers to accomplish targets.
•     Develop infrastructure and environment for IP/SoC level design verification.
•     Closely working with Design/Architecture/Verification team to develop new verification component.
 
Requirements:
•     Major in Electrical Engineering, Computer Science or related
•     Good understanding on ASIC design verification flow
•     Good design verification experience
•     Programming knowledge on Verilog/SystemVerilog, C/C++
•     Knowledge on Perforce, OVL, SVA, SV, UVM, script programming etc.
•     Should have good communication skills (both written and oral) and should be able to participate cross functional engineering teams geographically.
•     Strong problem solving skills
 

职位发布者

AMD

HR

7天

简历处理用时

100%

简历及时处理率

您还未登录。已有账号, 点此登录,直接投递

推荐朋友

一键投递