资深后端工程师 Senior Physical Design Engineer
- 1万-2万/年
- 上海
- |
- 3年以上
- |
- 本科
- |
- 全职
职位诱惑: 福利好,技术领先,成长空间大,免费班车
发布时间: 2019-07-10发布
职位描述
薪资待遇面议
工作职责
A senior role in physical design for NVIDIA GPU and Mobile chips Participate in various aspects of physical design, including full chip floorplanning, power/clock distribution, timing optimization, place & route, timing closure, power/signal integrity analysis, and physical verification Troubleshoot a wide variety of design and flow complicated issues, and apply proactive intervention Collaborate with RTL, DFT and Circuit designers to ensure high quality of design implementation.
任职资格
1. BS in Engineering or Science
2. Power user of EDA tools from Synopsys (ICC/DC/PT/STAR-RC), Cadence (EDI/Innovus/Voltus) or Mentor (Olympus-SOC)
3. Experience in Clock/Power Distribution, P&R, Timing closure, RC Extraction, and verification on advanced technology nodes
4. 3+ years of experience in above areas
加分项
1. MS in Engineering or Science
2. Knowledge in FinFET technology, circuit design, and package design
3. Experience in physical verification tools from Synopsys (ICV) or Mentor (Calibre)
4. Proficiency in Perl, Python, TCL and Makefile scripts