关注微信 意见反馈

扫描关注摩尔人半导体招聘

摩尔人招聘
确定

您已提交成功

查看帮助中心
哎呀,这个职位已经下线啦
Cadence

Principal Application Engineer –数字后端设计

  • 40万-55万/年
  • 上海
  • |
  • 5年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 五险一金,老板nice,福利好,年底双薪,股票期权

发布时间: 2018-08-31发布

职位描述

Position Description:

  1. To provide key technical support in digital IC design implementation, product demonstration, and sales presentations.
  2. To demonstrate strong ability and to be hands-on in RTL-to-GDSII design methodology, for challenging low power designs, for 200MHz to several GHz big chips.
  3. Have real design experience including conformal check, logic synthesys, P&R, CTS, SSTA, MMMC to close timing, power and die area.
  4. Assist in technical evaluation, assessment and delivery of concurrent ASIC/SoC designs.
  5. To play a leading role among other team members, while receive little instruction on routine and general assignments.
 
Position Requirements:        
  1. A bachelor's degree is essential and 6+ years’ experience in IC design, electronic engineering or computer science applications.
  2. Ability to understand and articulate technical issues, (and knowledge of) design products and their applications.
  3. Requires working knowledge of one or more programming languages, and effective communication and soft skills.
  4. An MS degree and/or working experience in multi-nation IC design house is a plus.

职位发布者

cadence hr

Sr.Manager&BP

7天

简历处理用时

97%

简历及时处理率