关注微信 意见反馈

扫描关注摩尔人半导体招聘

摩尔人招聘
确定
查看帮助中心
对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
芯原

DFT Engineer(非应届生职位)

收藏职位
  • 我要分享
  • 20万-40万/年
  • 上海
  • |
  • 工作经验不限
  • |
  • 本科
  • |
  • 全职

职位诱惑: 年终奖金,五险一金,福利好,老板nice,股票期权,技术领先,成长空间大,交通补助,节日礼物

发布时间: 3天前发布

职位描述

Job description:

Be responsible for DFT implementation, verification, DFT structure and test plan definition
Silicon bring up, pattern tuning
DFT flow development and benchmark
Support DFT timing closure and related design rule check
Silicon debug and yield improvement

任职要求:
1. BS or MS, major in EE or related discipline
2. Solid background on Verilog and ASIC design
3. Proven knowledge and expertise in defining and implementing IO test, Scan test plans and ATPG, understanding on Memory BIST, be familiar with Mentor/synopsys/Cadence EDA tools
4. Good exposure to multi-functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offs
5. Excellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor tools
6. Experience in silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing and diagnostics
7. Programming and scripting skills in Perl, or Tcl
8. Good communication capability and teamwork spirit
9. Strong and continues learning capability, self motivated
 

职位发布者

芯原微

HR

7天

简历处理用时

97%

简历及时处理率

您还未登录。已有账号, 点此登录,直接投递

推荐朋友

一键投递