关注微信 意见反馈

扫描关注摩尔人半导体招聘

摩尔人招聘
确定

您已提交成功

查看帮助中心
对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
海光集成电路

Methodology Engineer(ASIC physical design flow)

收藏职位
  • 我要分享
  • 32万-48万/年
  • 苏州
  • |
  • 10年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 五险一金,福利好,老板nice,技术领先,成长空间大,年终奖金,技能培训

发布时间: 2022-11-10发布

职位描述

岗位职责:
This is a challenging job role to build/enhance top/block PNR flow in advanced technology node(7nm and beyond)
o Drive best methodology/flow implementation and work at real design in one or multiple of the following areas:
o Methodology/flow infrastructure (e.g. flow tracer, etc.).
o Synthesis/DFT.
o Top level floorplan/PG-plan, feedthrough, pin assignment. repeater/pipeline insertion, chip assembly, bump PNR.
o Full chip/block STA/RC extraction.
o Physical Verification.
o Block level PNR, CTS,H-Tree building.
o Power/IR/EM analysis
o Clock Mesh construction and simulation/annotation.
o Timing/SI, IR/EM/self heat signoff.

任职资格:
o PhD or MSc in the areas of Electrical Engineer, Computer Science with great logical thinking skill and memorization.
o Strong communication skill in both English and Chinese is a multi-site team environment is a must.
o Strong EE fundamentals (analog/digital circuit design, signal and power integrity). Hands-on experience with debug of EDA tool and flow is a must.
o Strong programming skills in Perl/Python/Tcl.
o Proficiency in simulation tools and experience with data analysis and interpretation a plus.
o Proficiency in device/technology, VLSI design, Synthesis/DFT, timing signoff, STA and STA tool behavior, RC extraction, top/block physical design, ASIC CAD/Methodology.
o Experience with server CPU/GPU, design, integration and flow development is desired
o Exposure to structured software development a plus (data management, unit testing, code reviews)
o Familiar with and deep understanding of the behavior of PrimeTime, ICC2, starRCXT, redhawk, power theatre, etc is a plus

职位发布者

孙晓琛

HR

7天

简历处理用时

100%

简历及时处理率

您还未登录。已有账号, 点此登录,直接投递

推荐朋友

一键投递