关注微信 意见反馈

扫描关注摩尔人半导体招聘

摩尔人招聘
确定
查看帮助中心
对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
海光集成电路

Tech Lead-Advanced Timing Signoff Guidelines

收藏职位
  • 我要分享
  • 70万-100万/年
  • 上海
  • |
  • 10年以上
  • |
  • 本科
  • |
  • 全职

职位诱惑: 五险一金,福利好,老板nice,技术领先,年终奖金,技能培训,成长空间大

发布时间: 2019-09-02发布

职位描述

岗位职责:
1、This is a challenging job role to decide timing signoff criteria for high performance ASIC/CPU in advanced technology node(14nm/7nm).
2、Work with various teams across foundry PDK/technology, STA, CAD, circuit design to analyze various physical effects such as PVT variations, aging, crosstalk noise etc. in advanced technology nodes on device/wire delay. Work include extensive spice simulation, data analysis, corner reduction, sensitivity factor analysis, STA timing tool correlation with spice delay measurement, etc. The end result is the timing signoff recipe, signoff corners, timing margin for high performance ASIC/CPU.
3、Drive adoption and deployment of advanced timing signoff methodology.

任职资格:
1、MSEE with 15+ years(or PhD with 12 years) of experience with solid academy background/knowledge in device/technology, circuit design/analysis, timing signoff, STA and STA tool behavior, RC extraction, physical design and CAD/Methodology.
2、Familiar with and deep understanding of the behavior of PrimeTime, Tempus, StarRCXT, fineSim, Hspice is a must!
3、Good programming skills in Perl/Python/Tcl.
4、Working experience with and solid understanding of POCV, timing signoff in advance technology nodes.
5、Working experience with AVS/DVFS/AVFS in timing signoff or post silicon bring up/performance yield analysis is a big plus.
6、Good team player, please!

职位发布者

孙晓琛

HR

7天

简历处理用时

87%

简历及时处理率

您还未登录。已有账号, 点此登录,直接投递

推荐朋友

一键投递