关注微信 意见反馈

扫描关注摩尔人半导体招聘

摩尔人招聘
确定

您已提交成功

查看帮助中心
对职位有兴趣?上传您的简历无需注册,即可直接投递您心仪的职位
厦门凌矽

数字验证工程师/Digital Verification Engineer

收藏职位
  • 我要分享
  • 25万-50万/年
  • 厦门
  • |
  • 1-3年
  • |
  • 本科
  • |
  • 全职

职位诱惑: 年终奖金,五险一金,老板nice,成长空间大,节日礼物

发布时间: 2023-06-01发布

职位描述

职位描述:
1) Independent SoC verification
2) Responsible for digital module level, and system level verification.
3) Responsible for golden models and micro-architecture using UVM
4) Make verification plan with high coverage and build verification environment.
5) Generate random test vector.
6) Simulate gate-level netlist with timing parameters.
7) Post simulation and functional pattern generation for testing
8) Support ASIC implementation
9) Support the FPGA engineer to build and debug the FPGA verification environment.
10) Support software and system productions
11) Write verification plan documents
任职要求:
1、 Electrical engineering bachelor degree or above, 3 years or above experience;
2、 ASIC design verification and implementation flow knowledge
3、 Familiar with digital verification flow.
4、 Proficient in coverage model, random constrained vector generated verification methodology (UVM).
5、 Familiar with Verilog/SystemVerilog/OOP
6、 Experience in verification using random stimulus along with functional coverage and assertion-based verification methodologies
7、 Have ability of writing TCL/Shell/perl/makefiles script.
8、 Experience in crafting testbench environments for block and system level verification
9、 Strong debugging and analytical skills
10、 Good knowledge to UPF and low power verification (for example VCLP, VerdiPA and VCS-NLP)
11、 Good programming in Perl/Python, TCL and Shell programming
12、 Having experience in mix signal simulation is preferred.
其他要求:
1、 Strong self-study ability, ability to analyze and solve problems independently
2、 Good team work and communication skills
3、 Good English documents reading and writing skills
 

职位发布者

邢总

联合创始人/CEO/公司高管

7天

简历处理用时

100%

简历及时处理率

您还未登录。已有账号, 点此登录,直接投递

推荐朋友

一键投递